| |
Asynchronous Field-Programmable Gate Arrays (AFPGAs)
 |
 |
| Asynchronous FPGA |
Test chip |
Efficient pipelining support is important for FPGAs to attain high
performance. We have developed two asynchronous FPGA architectures
that have integrated pipelining support and that are configurable at
the pipeline-stage level. A designer using these FPGAs need only think
of the computation in terms of its dataflow graph, and need not be
concerned with the detailed asynchronous circuit implementation.
These coarse-grain asynchronous FPGAs do not need explicit retiming
registers to support pipelining, since our asynchronous FPGA has the
property of slack
elasticity. The net result is an efficient, high-performance
FPGA architecture that is (for the first time) competitive with custom
asynchronous logic.
Our design supports the use of standard clocked place-and-route tools,
and we have also developed a logic synthesis method for automatically
mapping asynchronous designs to our architecture.
We are also exploring the impact of 3D integration on the design
of asynchronous FPGA architectures.
- Students
- David Fang
- Song Peng (Ph.D. 2006)
- John Teifel (Ph.D. 2004)
- Publications
- Rajit Manohar, Clinton Kelly IV, et al.
Development of Reprogrammable Low Power High Density High Speed RADHARD FPGAs.
Government Microcircuit Applications and Critical Technology Conference, March 2007.
- David Fang, Christopher LaFrieda, Song Peng, and Rajit Manohar.
A 3-Tier Asynchronous FPGA.
Proceedings of the 23rd International VLSI/ULSI Multilevel Interconnection Conference, September 2006.
- Rajit Manohar, Clinton Kelly IV, John Lofton Holt, Chris Liu, Leonard Rockett, Dinu Patel, Steven Danzinger.
Application of Low Power High Density Gigahertz Speed Commercial FPGA Technology to High Radiation Applications using RADHARD-by-Process Techniques.
Proceedings of the 9th Military and Aerospace Programmable Logic Devices International Conference, September 2006.
- David Fang, John Teifel, and Rajit Manohar.
A High-Performance Asynchronous FPGA: Test Results.
2005 IEEE Symposium on Field-Programmable Custom Computing Machines, April 2005.
- Song Peng, David Fang, John Teifel, and Rajit Manohar.
Automated Synthesis for Asynchronous FPGAs.
13th ACM International Symposium on Field Programmable Gate Arrays, February
2005.
(abstract, pdf, ps)
-
John Teifel and Rajit Manohar.
An Asynchronous Dataflow FPGA Architecture.
IEEE Transactions on Computers (special issue), November 2004.
-
John Teifel and Rajit Manohar.
Static Tokens: Using Dataflow to Automate Concurrent Pipeline Synthesis.
Proceedings of the 10th International Symposium on Asynchronous Circuits and Systems, April 2004.
(abstract,
pdf,
ps)
- John Teifel and Rajit Manohar.
Highly Pipelined Asynchronous FPGAs.
12th ACM International Symposium on Field-Programmable Gate Arrays, Monterey, CA, February 2004.
(abstract, pdf, ps)
- John Teifel and Rajit Manohar.
Programmable Asynchronous Pipeline Arrays.
Proceedings of the 13th International Conference on Field Programmable Logic and Applications, pp. 345--354, Lisbon, Portugal, September 2003.
(abstract, pdf, ps)
|
