boards: infineon: kit_pse84_ai: fix QSPI size in qspi_config.cfg#110587
Merged
nashif merged 1 commit intoJun 9, 2026
Merged
Conversation
zephyrbot
added
area: Boards/SoCs
size: XS
zephyrbot
requested review from
MerinMGeorge,
Peterson-Brett,
ifx-rmcs,
jsbatch,
kartben,
lauracarlesso,
mcatee-infineon,
nordicjm,
sreeramIfx,
sylvioalves,
talih0 and
teburd
lauracarlesso
approved these changes
Jun 4, 2026
The board file support/qspi_config.cfg was copied from kit_pse84_eval without updating the SMIF bank size. kit_pse84_eval hosts an S25FS128S (16 MB / 0x1000000 bytes), while kit_pse84_ai hosts an S25HS512T (64 MB / 0x4000000 bytes) -- see the infineon,s25hs512t compatible and reg = <0x08000000 DT_SIZE_M(64)> in kit_pse84_ai_memory_map.dtsi. Update the SMIF_BANKS entry so the cmsis_flash banks registered by cat1d's define_flash_banks (cat1d.cm33.smif1_ns @ 0x60000000 and cat1d.cm33.smif1_s @ 0x70000000 via the virtual mirror) cover the full 64 MB device. Without the fix, writes to QSPI offsets beyond 0x1000000 are rejected by OpenOCD as out-of-bank. Verified on PSE846GPS2DBZC4A: after the update, flash banks reports the smif banks at size 0x04000000 and west flash programs adc_dt (61440 bytes) and the enable_cm55 signed image (49152 bytes) through PSE84_SMIF.FLM without errors. Assisted-by: GitHub Copilot (Claude Opus 4.7) Signed-off-by: Bill Waters <bill.waters@infineon.com>
billwatersiii
force-pushed
the
infineon/kit-pse84-ai-qspi-size
branch
from
4fa99ab to
7262118
Compare
|
MerinMGeorge
approved these changes
Jun 5, 2026
teburd
approved these changes
Jun 5, 2026
sreeramIfx
approved these changes
Jun 8, 2026
This file contains hidden or bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment
7 participants
Add this suggestion to a batch that can be applied as a single commit.This suggestion is invalid because no changes were made to the code.Suggestions cannot be applied while the pull request is closed.Suggestions cannot be applied while viewing a subset of changes.Only one suggestion per line can be applied in a batch.Add this suggestion to a batch that can be applied as a single commit.Applying suggestions on deleted lines is not supported.You must change the existing code in this line in order to create a valid suggestion.Outdated suggestions cannot be applied.This suggestion has been applied or marked resolved.Suggestions cannot be applied from pending reviews.Suggestions cannot be applied on multi-line comments.Suggestions cannot be applied while the pull request is queued to merge.Suggestion cannot be applied right now. Please check back later.
The board file support/qspi_config.cfg was copied from kit_pse84_eval without updating the SMIF bank size. kit_pse84_eval hosts an S25FS128S (16 MB / 0x1000000 bytes), while kit_pse84_ai hosts an S25HS512T (64 MB / 0x4000000 bytes) -- see the infineon,s25hs512t compatible and reg = <0x08000000 DT_SIZE_M(64)> in kit_pse84_ai_memory_map.dtsi.
Update the SMIF_BANKS entry so the cmsis_flash banks registered by cat1d's define_flash_banks (cat1d.cm33.smif1_ns @ 0x60000000 and cat1d.cm33.smif1_s @ 0x70000000 via the virtual mirror) cover the full 64 MB device. Without the fix, writes to QSPI offsets beyond 0x1000000 are rejected by OpenOCD as out-of-bank.
Verified on PSE846GPS2DBZC4A: after the update, flash banks reports the smif banks at size 0x04000000 and west flash programs adc_dt (61440 bytes) and the enable_cm55 signed image (49152 bytes) through PSE84_SMIF.FLM without errors.
Assisted-by: GitHub Copilot (Claude Opus 4.7)